

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
20 June 2002 (20.06.2002)

PCT

(10) International Publication Number
WO 02/48887 A2

(51) International Patent Classification⁷: **G06F 11/00**

(21) International Application Number: **PCT/US01/47624**

(22) International Filing Date:
10 December 2001 (10.12.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/738,649 15 December 2000 (15.12.2000) US

(71) Applicants: **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). **ANALOG DEVICES, INC.** [US/US]; One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 (US).

(72) Inventors: **ROTH, Charles, P.**; 13305 Tichester Court, Austin, TX 78729 (US). **SINGH, Ravi, P.**; 12349 Metric

Boulevard, #829, Austin, TX 78758 (US). **DINH, Tien**; 1918 Coachlamp Drive, Cedar Park, TX 78613 (US). **KO-LAGOTLA, Ravi**; 11500 Jollyville Road, #1823, Austin, TX 78759 (US). **HOFFMAN, Marc**; 99 Pleasant Street, Mansfield MA 02042 (US). **RIVIN, Russel**; 29 Walnut Road, Holliston, MA 01746 (US).

(74) Agent: **HARRIS, Scott, C.**; Fish & Richardson P.C., 4350 La Jolla Village Drive, Suite 500, San Diego, CA 92122 (US).

(81) Designated States (*national*): CN, JP, KR, SG.

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **SINGLE-STEP PROCESSING**

(57) Abstract: In one embodiment, techniques are disclosed for causing a programmable processor to process one instruction at a time. Single-step debugging may be performed by taking an exception after each instruction or by invoking emulation mode after each instruction. The particular single-step debugging technique may be based upon state of control bits, or may be based upon the processor's current mode of operation, or both.

BEST AVAILABLE COPY

WO 02/48887 A2

SINGLE-STEP PROCESSING

BACKGROUND

This invention relates to programmable processors.

5 A programmable processor, such as a microprocessor for
a computer or a digital signal processing system, may
execute instructions far more rapidly than a human being
can execute them. Consequently, when a processor makes an
error, which may occur for several reasons, the error
10 usually occurs so quickly that a human cannot directly
observe what led to the error. Various techniques,
generally called "debugging," may be employed to track down
the source or sources of the error.

DESCRIPTION OF DRAWINGS

15 Figure 1 is a block diagram illustrating an example of
a pipelined programmable processor.

Figure 2 is a schematic illustrating an example
execution pipeline.

20 Figure 3 is a flowchart illustrating a process for
single-step debugging.

Figure 4 is a flowchart illustrating another process
for single-step debugging.

Figure 5 is a flowchart illustrating a process for selecting one of the single-step debugging processes.

DETAILED DESCRIPTION

5 Figure 1 is a block diagram illustrating programmable processor 10 coupled to main memory 16 and input/output device 22. Processor 10 includes control unit 12, execution pipeline 14 and input/output interface 18 and may be, for example, a digital signal processor.

10 Control unit 12 may control the flow of instructions and data through pipeline 14. For example, during the processing of an instruction, control unit 12 may direct the various components of pipeline 14 to decode the instruction and perform the corresponding operation

15 including, for example, writing the results back to main memory 16.

Control unit 12 may include exception handler 20, which may hold addresses of pre-defined instructions to be processed in pipeline 14 when an exception is raised.

20 Control unit 12 may also include control register 25, which stores data related to control functions. Control bits 23A and 23B in control register 25 comprise information related to single-step debugging techniques, as will be described

in more detail below. The state of control bits 23A and 23B can be sensed by pipeline 14 via two-bit bus 24.

Main memory 16 may store information such as instructions and data. Main memory 16 may comprise static random access memory (SRAM), dynamic random access memory (DRAM), flash memory or the like. Processor 10 may include components not shown in Figure 1, such as an instruction cache. A user may communicate with processor 10 via one or more input-output devices 22, such as a keyboard, mouse, stylus or other pointing device, coupled to processor 10 by way of interface 18. Processor 10 may communicate with a user via one or more input-output devices 22, such as a display screen or printer, coupled to processor 10 by way of interface 18.

Figure 2 illustrates an example pipeline 14. Pipeline 14, for example, may have five stages: instruction fetch (IF), instruction decode (DEC), address calculation (AC), execute (EX) and write back (WB). Instructions may be fetched from memory 16 or from an instruction cache during the first stage (IF) by fetch unit 30 and may be decoded by instruction decode unit 32 during the second stage (DEC). At the next clock cycle, the results may be passed to the third stage (AC), where data address generators 36

calculate any memory addresses to perform the operation. During the execution stage (EX), execution unit 38 may perform the specified operation such as, for example, adding or multiplying two numbers. During the final stage
5 (WB), the results may be written back to main memory 16 or to data registers 40.

Pipeline 14 typically includes stage registers 42 that are used as temporary memory storage elements and may be used to pass results and other information from stage to
10 stage. In addition to registers 42 and data registers 40, pipeline 14 may include additional memory elements or registers for holding instructions, addresses, data or other information.

Pipeline 14 ordinarily processes instructions in a
15 substantially concurrent manner, with several instructions in pipeline 14 in different stages. For example, while one instruction is in the WB stage, another instruction may be in the EX stage, and a further instruction may be in the AC stage. In some circumstances, however, it may be
20 advantageous to process one instruction, then examine the states of processor 10 and/or the contents of the various registers before completing the processing of the following instruction. Processing instructions in this fashion is

called "single-step debugging" and may be desirable, for example, during debugging. Debugging may involve, for example, executing an instruction and examining the contents of memory elements such as registers before
5 executing the next instruction. Single-step debugging and examination of memory elements may allow a user to understand whether an error is hardware-based or software-based, to identify problems in the hardware or software, and to observe the interaction among software instructions.
10 Debugging may take place during development of processor 10, before processor 10 is incorporated into a product. Debugging and may also be performed after processor 10 is incorporated into a product.

When a user wants to begin single-step debugging, the
15 user may give a command to processor 10 by way of an input-output device 22, such as a keypad. Processor 10 may support different modes of single-step debugging, and the user may further specify the desired manner.

One mode of single-step debugging, illustrated in
20 Figure 3, employs taking an exception following each instruction. In general, an exception suspends normal program execution, while allowing the instruction ahead of the exception in pipeline 14 to complete execution. Upon

initiating this mode of single-step debugging (50), control unit 12 directs fetch unit 30 to fetch a single instruction, which is processed through the stages of pipeline 14 (52). When the instruction reaches the WB
5 stage, pipeline 14 raises an exception (54). The exception may be a specially defined single-step exception, and may be defined not to execute error-handling routines.

In response to the single-step exception, control unit 12 typically cancels instructions in the pipeline 14 (56)
10 and routes control to exception handler 20 (58). Exception handler 20 includes addresses of pre-defined instructions to be processed in pipeline 14 when a single-step exception is raised (60). Such instructions may include sensing the processor states and outputting information about the
15 states via input/output interface 18 (62), sensing the register contents and outputting the contents (64), and clearing the exception (66). The instructions may be adapted to sense particular register contents or particular processor states. In addition, outputting information may
20 include sending information to input/output device 22, such as a printer or display screen, and may also include writing the information to main memory 16. The instructions (60) shown in Figure 3 are exemplary. Other

instructions may be executed, such as dumping contents of main memory 16 or a cache, or saving and restoring processor states.

When the exception is cleared (66) and other
5 instructions of the exception handler have been executed, control unit 12 may continue the single-step debug process (68) by sending another instruction through pipeline 14 (52), which results in another exception upon completion (54). The instruction to be sent is typically one that was
10 previously sent through pipeline 14 but was cancelled (56) before execution was completed, due to the previously handled exception. The user may also choose to terminate single-step operation (70).

Single-step debugging by taking single-step exceptions
15 may be useful for some purposes, and is usually fast and inexpensive, and usually requires no additional hardware. This technique may not be suitable for all purposes, however. For example, this technique may not be effective for debugging the exception handler itself. In addition,
20 the technique may not be effective for debugging protected system resources such as high-level event-handling routines. High-level event-handling routines may have, for example, higher priorities than the exceptions, and

consequently may take precedence over the exceptions and may prevent the exceptions from being raised.

Another approach to single-step debugging is to enter a high-level operating mode, such as emulation mode, and
5 feed each instruction individually to pipeline 14. Generally speaking, a processor may have many modes of operation, such as a user mode and a supervisory mode, which will be discussed in more detail below. Emulation mode is a mode of operation adapted for operations such as
10 debugging. Typically, in emulation mode pipeline 14 fetches instructions from an emulation instruction register, rather than from main memory 16 or an instruction cache. Pipeline 14 also typically reads and writes data from an emulation data register rather than from main
15 memory 16 or a data cache.

Figure 4 is a flow chart illustrating an example process for single-step debugging, including processor 10 operating in emulation mode. Typically, processor 10 begins in a mode other than emulation mode, such as user
20 mode or supervisor mode. Processor 10 may have more or fewer modes of operation than the user, supervisory and emulation modes. The user mode of operation is generally the most frequent form of operation. Applications running

on processor 10 usually invoke the user mode of operation. In user mode, certain processor functions or system resources are deemed out of bounds and cannot be accessed. Attempted access of a restricted function or resource
5 generally results in an error-type exception. Supervisor mode, by contrast, represents a higher priority mode of operation, in which all processor functions and resources are available. Emulation mode is usually a higher priority mode of operation than supervisor mode, allowing debugging
10 of system resources that may otherwise be out of bounds. Consequently, single-step debugging in emulation mode may be preferable when system resources are to be debugged.

To begin single-step debugging (80), an instruction is sent through pipeline 14 (82). When the instruction
15 reaches the WB stage, pipeline 14 raises an emulation event (84). Emulation mode may be invoked in different ways for different processor architectures, such as by applying a signal to a particular processor port or by executing software designed to invoke emulator mode. Once in
20 emulation mode, high-level processor functions and resources are available, and inputs and outputs to processor 10 are regulated. Control unit 12 typically cancels instructions in the pipeline 14 (86) and routes

control to an emulation service routine (88). The emulation service routine includes instructions that may include sensing the processor states and outputting information about the states via input/output interface 18 (92) and sensing the register contents and outputting the contents (94). Outputting information may include sending information to an output register or to input/output device 22, and may include writing the information to main memory 16. Emulation mode generally is terminated by a "return" instruction, which returns processor 10 to the state in which it was operating before invoking emulation mode and includes the address of the next instruction to be fetched (96). Typically, return from emulation mode after each step (96) is automatic, so continued single-step debugging (98) may involve each single-step operation being separately commanded. If no command to enter emulation mode is given, the single-step operation terminates (100).

Control of single-step debugging can be regulated in many ways. An exemplary method to control single-step debugging, illustrated by Figure 5, is to employ one or more control bits, which automatically result in the generation of the single-step debugging operations and instructions. Setting one or more control bits may be

detected by logic that may trigger an exception or an emulation event. In exemplary processor 10 shown in Figure 1, two control bits 23A and 23B are shown as stored in control register 25 and are made available to pipeline 14.

5 Control bits 23A and 23B may be stored elsewhere and may be stored in any kind of memory element. Many processor architectures, however, support control registers.

Use of two control bits 23A and 23B allows flexibility in single-step debugging. Control bits 23A and 23B can be
10 set in four distinct logical configurations: '0-0,' '0-1,' '1-0' and '1-1.' The configurations may be assigned four different results. For example, the '0-0' configuration may be the norm, indicating that no single-step debugging of any form is to occur. Setting control bits 23A and 23B
15 (110) comprises changing the bits from the '0-0' configuration to some other configuration. The mode of single stepping is a function of control bits 23A and 23B (112). The '0-1' configuration, for example, may result in single-step debugging by entry into emulation mode (118),
20 regardless of whether processor 10 is in user mode or supervisor mode. Similarly, the '1-0' configuration, for example, may result in single-step debugging by taking exceptions (116), regardless of whether processor 10 is in

user mode or supervisor mode. Finally, the '1-1' configuration may, for example, result in selection of the form of single-step debugging depending upon the current operating mode of processor 10 (114). When processor 10 is operating in user mode, the '1-1' configuration may cause processor 10 to single-step by taking exceptions (116), but when processor 10 is operating in supervisor mode, the '1-1' configuration may cause processor 10 to single-step by entering emulation mode (118). The results obtained by following the techniques shown in Figure 5 are summarized in Table 1.

Control bits	Operating Mode	Single-step Debugging Mode
'0-0'	User	None
'0-0'	Supervisor	None
'0-1'	User	Emulation
'0-1'	Supervisor	Emulation
'1-0'	User	Exception
'1-0'	Supervisor	Exception
'1-1'	User	Exception
'1-1'	Supervisor	Emulation

Table 1

A number of embodiments of the invention have been described. For example, methods of single-step debugging have been described, by taking an exception after each
5 instruction or by placing the processor in an emulation mode. The processor may be implemented in a variety of systems including general purpose computing systems, digital processing systems, laptop computers, personal digital assistants (PDA's) and cellular phones. In this
10 context, the single-step debugging techniques discussed above may be readily used to test the system before or after a customer sale. In such a system, the processor may be coupled to a memory device, such as a FLASH memory device or a SRAM device, that stores an operating system
15 and other software applications. These and other embodiments are within the scope of the following claims.

CLAIMS

- 1 1. A method comprising:
 - 2 selecting one of a plurality of debugging modes as a
 - 3 function of a current operating mode of a processor.
- 1 2. The method of claim 1 further comprising raising an
2 exception after executing an instruction.
- 1 3. The method of claim 1 further comprising invoking an
2 emulation mode of the processor after executing an
3 instruction.
- 1 4. The method of claim 1 wherein selecting the debugging
2 mode comprises selecting a first debugging mode when the
3 operating mode comprises user mode, and selecting a second
4 debugging mode when the operating mode comprises supervisor
5 mode.
- 1 5. A method comprising:
 - 2 receiving an instruction;
 - 3 receiving a signal;

4 selecting a mode of debugging as a function of the
5 signal, wherein selecting the debugging mode comprises
6 selecting a first debugging mode when the signal is a first
7 signal, and selecting a second debugging mode when the
8 signal is a second signal; and
9 executing the instruction.

1 6. The method of claim 5 further comprising raising an
2 exception.

1 7. The method of claim 5 further comprising invoking an
2 emulation event.

1 8. The method of claim 5 further comprising:
2 sensing register contents; and
3 outputting register contents.

1 9. The method of claim 5, wherein the instruction is
2 received by a processor adapted to operate in a plurality
3 of states, the method further comprising:
4 sensing states of the processor; and
5 outputting states of the processor.

1 10. The method of claim 5, wherein the instruction is
2 received by a processor, the method further comprising
3 selecting a mode of single-step debugging as a function of
4 the operating mode of the processor.

1 11. A device comprising:

2 a processor, the processor adapted to operate in a
3 plurality of operating modes including an emulation mode;

4 a control register adapted to store the state of a
5 control bit; and

6 an exception handler;

7 wherein the processor is adapted to select one of a
8 plurality of debugging modes as a function of the control
9 bit.

1 12. The device of claim 11, wherein the processor is
2 adapted to select one of a plurality of debugging modes as
3 a function of the current operating mode of the processor.

1 13. The device of claim 11, further comprising exception
2 logic adapted to sense the state of the control bit and to
3 trigger an exception event as a function of the state of
4 the control bit.

1 14. The device of claim 11, further comprising emulation
2 logic adapted to sense the state of the control bit and to
3 trigger an emulation event as a function of the state of
4 the control bit.

1 15. The device of claim 11, wherein the control bit is a
2 first control bit, the system further comprising a second
3 control bit, and wherein the mode of single-step debugging
4 is a function of the state of the second control bit.

1 16. The device of claim 11, wherein the processor is a
2 digital signal processor.

1 17. A device comprising:
2 a processor, the processor adapted to operate in a
3 plurality of operating modes;
4 wherein the processor is adapted to select one of a
5 plurality of debugging modes as a function of the current
6 operating mode of the processor.

1 18. The device of claim 17 further comprising a control
2 register adapted to store the state of a control bit,

3 wherein the processor is adapted to select one of the
4 plurality of debugging modes as a function of the state of
5 the control bit.

1 19. The device of claim 18, further comprising:
2 an exception handler; and
3 logic adapted to sense the state of the control bit
4 and to trigger an exception event as a function of the
5 state of the control bit.

1 20. The device of claim 18, further comprising logic
2 adapted to sense the state of the control bit and to
3 trigger an emulation event as a function of the state of
4 the control bit.

1 21. The device of claim 17, wherein the processor is a
2 digital signal processor.

1 22. A system comprising:
2 a processor, the processor adapted to operate in a
3 plurality of operating modes;
4 a control register adapted to store the state of a
5 control bit;

6 an input/output device; and
7 an exception handler;
8 wherein the processor is to adapted to select one of a
9 plurality of debugging modes as a function of the control
10 bit.

1 23. The system of claim 22, wherein the processor is
2 adapted to select one of a plurality of debugging modes
3 based upon the current operating mode.

1 24. The system of claim 22, further comprising a memory
2 device coupled to the processor.

1 25. The system of claim 22, further comprising logic
2 adapted to sense the state of the control bit and to
3 trigger an exception event as a function of the state of
4 the control bit.

1 26. The system of claim 22, further comprising logic
2 adapted to sense the state of the control bit and to
3 trigger an emulation event as a function of the state of
4 the control bit.

1 27. The system of claim 22, wherein the control bit is a
2 first control bit, the system further comprising a second
3 control bit, wherein the processor is adapted to select one
4 of a plurality of debugging modes based upon the state of
5 the second control bit.

1

1/5




FIG. 1

2/5






FIG. 2

FIG. 3



4/5

FIG. 4



5/5




FIG. 5

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
20 June 2002 (20.06.2002)


PCT

(10) International Publication Number
WO 02/048887 A3

- (51) International Patent Classification⁷: **G06F 11/36** (72) Inventors: **ROTH, Charles, P.**; 13305 Tichester Court, Austin, TX 78729 (US). **SINGH, Ravi, P.**; 12349 Metric Boulevard, #829, Austin, TX 78758 (US). **DINH, Tien**; 1918 Coachlamp Drive, Cedar Park, TX 78613 (US). **KO-LAGOTLA, Ravi**; 11500 Jollyville Road, #1823, Austin, TX 78759 (US). **HOFFMAN, Marc**; 99 Pleasant Street, Mansfield MA 02042 (US). **RIVIN, Russel**; 29 Walnut Road, Holliston, MA 01746 (US).
- (21) International Application Number: **PCT/US01/47624**
- (22) International Filing Date:
10 December 2001 (10.12.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
09/738,649 15 December 2000 (15.12.2000) US
- (71) Applicants: **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). **ANALOG DEVICES, INC.** [US/US]; One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 (US).
- (74) Agent: **HARRIS, Scott, C.**; Fish & Richardson P.C., 4350 La Jolla Village Drive, Suite 500, San Diego, CA 92122 (US).
- (81) Designated States (*national*): CN, JP, KR, SG.
- Published:
— with international search report
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: SINGLE-STEP PROCESSING



(57) Abstract: In one embodiment, techniques are disclosed for causing a programmable processor to process one instruction at a time. Single-step debugging may be performed by taking an exception after each instruction or by invoking emulation mode after each instruction. The particular single-step debugging technique may be based upon state of control bits, or may be based upon the processor's current mode of operation, or both.

WO 02/048887 A3



(88) Date of publication of the international search report:
4 September 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 01/47624

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06F11/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 740 413 A (ALPERT DONALD ET AL) 14 April 1998 (1998-04-14)	1, 2, 4-6, 8-13, 15-19, 21-25, 27
Y	column 5, line 1 - line 2 column 5, line 19 - line 20 column 5, line 59 - line 61 column 6, line 14 - line 16 column 6, line 20 - line 31 column 6, line 50 - line 52 column 8, line 51 - line 55 column 11, line 19 - line 51 column 11, line 44 - line 45 figures 1, 3 claim 1 --- -/-	14, 20, 26

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *Z* document member of the same patent family

Date of the actual completion of the international search

8 July 2003

Date of mailing of the international search report

14/07/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Rinelli, P

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 01/47624

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 682 310 A (PEDNEAU MICHAEL D ET AL) 28 October 1997 (1997-10-28)	1,3-5, 7-10,17, 21-24
Y	column 4, line 20 - line 21 column 4, line 40 - line 47 column 5, line 21 - line 22 column 5, line 55 - line 60 figures 2,3	14,20,26
A	US 5 530 804 A (CIRCELLO JOSEPH C ET AL) 25 June 1996 (1996-06-25) column 3, line 49 column 3, line 60 - line 65 column 5, line 8 - line 11 column 5, line 20 - line 22 column 5, line 51 - line 56 column 7, line 55 - line 60 column 8, line 56 - line 57 column 14, line 46 - line 49 figures 1,2,9	1-7, 9-14, 16-26

INTERNATIONAL SEARCH REPORT

information on patent family members

International Application No

PCT/US 01/47624

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5740413	A	14-04-1998	NONE
US 5682310	A	28-10-1997	AT 172039 T 15-10-1998
		DE 69505224 D1	12-11-1998
		DE 69505224 T2	20-05-1999
		EP 0715258 A1	05-06-1996
		ES 2122455 T3	16-12-1998
		JP 8171500 A	02-07-1996
US 5530804	A	25-06-1996	NONE

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)